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PROBLEMS ENCOUNTERED WITH CONTROL NETWORKS
IN HIGHLY RESTRUCTURABLE DIGITAL SYSTEMS
D.F. Wann

R.A. Ell is
M.J. Stucki
Washington University
St. Louis, Missouri

R.M. Keller

ABSTRACT. This paper discusses problems encountered with control networks in highly restructurable
digital systems. In particular the treatment of implementation errors is covered with emphasis on concurrent processing. The implementation of concurrent processing networks may result in errors which will
be quite complex to detect and systematic methods are warranted. Four meta control elements are employed
in obtaining convenient concurrent structures. We analyze several error detecting schemes and conclude
that the arc-node method with node partitioning appears to be the most realistic approach at this time.
Introduction

increasingly probable that some node's rule of
usage will be violated. If a system is designed
or reconfigured according to a graph containing an
implementation error, the system will malfunction.
This is not a desirable way of detecting errors,
however, since the amount of time spent in locating
and correcting the source or sources of malfunction
may be greater than the time advantage to be gained
from the restructuring. If, therefore, a highlyrestructurable system is to be used to fullest
advantage, debugging time must be minimized and, if
possible, made automatic.
The problem of automatic detection of implementation errors is the authors' area of interest
and the topic of this paper. The approach presented
is to represent the directed graph as an arc-node
connection matrix and then by a systematic reduction
procedure, attempt to reduce the matrix down to a
single cell. If this is possible, the graph was
error free; if not, an error exists at that step
in the procedure where further reduction is impossible.

In this paper we discuss aspects of concurrent
control structures encountered in the context of
the Macromodular Project being carried out at Washington University. (1) (2) Although many of the
ideas to be presented apply specifically to macromodular systems, we feel that these systems are the
first of a new class of highly-restructurable systems, (3)(4) and that the considerations to be discussed are characteristics of this class.
Macromodules are digital building blocks that
are rather unique in that data processing structures constructed from them are isomorphic to a
directed graph and can, therefore, be designed and
analyzed from a graph-theoretic viewpoint. The
nodes of the graph correspond to the macromodules
themselves and the arcs of the graph correspond to
the control cables that interconnect the modules.
All electrical and mechanical considerations have
been eliminated by careful design of the units,
and the design of data processing structures is
therefore an exercise in logic only.
The macromodular concept makes possible data
processing avenues not possible in fixed structured
systems. Specifically, the ease with which macromodular structures may be re-configured and augmented makes it possible for a system user to alter
a system's configuration so as to be more efficient
for his particular problem area. There are many
ways in which the efficiency of a system may be
affected: machine instructions may be changed to
better fit the problem area, machine instructions
may be re-designed in a highly parallel or concurrent fashion to minimize the operating time of
the system, etc .• As is to be expected, however,
opportunities such as these are not without accompanying pitfalls. It has been discovered that in
the process of formatting a system alteration and
implementing it into the system it is extremely
easy to make what we shall call "implementation
errors" as contrasted to algorithm errors. The
latter imply an incorrect concept of the problem
and indicate an error on the part of the person
developing the mathematical model. Implementation
errors, on the other hand, refer to errors encountered when encoding an error free algorithm into a
directed graph. A directed graph is composed of
many types of nodes, each of which has specific
functions and specific rules of usage. As a system
becomes larger or more complex, it becomes increasingly difficult for the designer to visualize the
!ystem in its entirety and it becomes, therefore,
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Control Elements
When considering concurrent processing, techniques for the manipulation of data remain essentially the same as in standard ;;;q;:;entlal processing,
with perhaps the need for some type of Interlock to
mediate conflicting concurrent requests for data,
as from memory. Discussion of these considerations
can be found in Bernstein's work. (5)
In considering control operations, however, the
need arises for new types of control devices, for
the elementary control transfers of sequential
programming are not sufficient to accomodate the
wider variety of operations encountered in concurrent operations. In constructing asynchronous
systems utilization of distributed control instead
of the conventional centralized control is advantageous. This distributed control must be manipulated, or changed, and this is performed by means
of "control elements". The general control element
is depicted in Figure 1 in which :. I
and
E

Figure 1. Generalized Control Element
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are sets of incident and extant control lines and
; D is a set of data. Thus a typical output line

for when a NO decision is made, the recursive path,
PQS will be stopped at the rendezvous element
permanently -- and the program will not function
properly. This then is an implementation error.
Certainly the detection and correction of such
errors is quite simple in such an elementary configuration; two possible solutions are shown in
Figures 4 and 5; but, in more complex algorithms
this detection becomes exceptionally difficult and
automatic error detection schemes most certainly
are warran ted.

Ei ~an be described as a function of the incident
control and the incident data, that is,
£: = " - '
'.' '
Al though numerous con trol
devices are conceivable, we shall define but four
for use in the present analysis. These four meta
control elements are the branch, rendezvous, decision, and merge. These are denoted by B, R, D and
M respectively as shown in Figure 2. The branch

Analysis of Control Systems
The problem of analyzing a design in which
decision-making and parallel processing are highly
interdependent has several solutions, such as exhaustive testing, simulation, logical equation
manipulation and list processing. However, a graph
theoretic viewpoint, in which manipulative techniques on an arc-node connection matrix are used,
is emphasized in this paper. A method for partitioning a graph into classes of compatible nodes is
developed in which a class of compatible nodes is
defined as subgraph haVing only one incident and
extant arc to the class, and all other arcs attached
to nodes in the class are either incident or extant
to nodes within the class.
Using the partitioning technique and several
theorems relating to simple configurations of nodes,
this technique can reduce practically all realistic
designs to a few small complex subgraphs. At this
point in the analysis two alternatives are postulated. First, these complex subgraphs could merely
be presented to the user for verification. Second,
these subgraphs could be subjected to detailed
automatic analysis techniques. (Which are too
time-consuming if the entire flow-graph is analyzed.)
To illustrate how these techniques are applied to
more complex algorithms several examples are
presented in this paper. The control structure
for one of these, a floating point arithmetic
unit, is pictured in Figure 6.

Figure 2. Meta Control Elements
produces two simultaneous extant control signals
which are independent of incident data. Thus the
branch allows the initiation of parallel operations.
The rendezvous element (whose operation is also
independent of data) terminates concurrent sequences
by yielding an output only after both incident
signals have been received. The decision element
produces an output on only one of the extant lines,
the particular line being dictated by the value of
the incident data. The merge element produces an
output for a signal on either of its incident lines;
its operation is not defined if its input signals
are not mutually exclusive. Similar control functions (such as DO TOGETHER, WAIT, FORK, JOIN, etc.)
have been described in the literature pertaining
to higher level languages for multiprocessing (6)
but we are referring here to actual hardware devices
rather than program statements. To illustrate both
the use of these elements and also to show how
implementation errors may easily intrude into a
program, consider the computer statements:
Statement
Number

Conclusions
In this paper we have introduced a new degree
of freedom available to the computer user-programmer when employing a restructurable computer
for implementation of concurrent processing. Discussion of errors arising in this context have
been analyzed and several error detecting schemes
presented. The arc-node method with prior node
partitioning appears to be the most realistic
approach at this time. In the future we believe
that increasing importance will be placed on these
aspects of error detecting and the systhesis of
concurrent processing algorithms. However, even
until more sophisticated solutions are found, many
important and useful systems may be constructed
using the elements and methods we have discussed.

Statement
Transfer contents of register B to reg. C
Complement contents of register A
Add one to contents of register A
If A : 0 then go to EXIT else go to

Exit
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This may be represented in abbreviated form as:
1.
B -. C

COMP A
INDX A

2.

A : O?, 1, EXIT
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